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By usinq a series of diode samplinq gates and caDacitive storaqe
elements to achieve the necessary time delay, a cancellation filter
is designed that will give a maximally flat nassband and that will
give subcl utter rejection at zero frequency and at harmonics of the
pulse reoetition frequency. Such a filter is necessary in each
range channel of moving target indication (MTI) radar systems.
Theoretical results obtained from digital simulation are comnared
with actual results obtained UDon comnletion of the filter synthesis,
and a brief evaluation of the entire range channel is presented.
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The increased emphasis upon reducinq size, weiqht and cost of
components, counled with the recent rise of inteqrated circuits as
an efficient and reliable method of achievinq the above three qoals
has paved the way for the revision of existinq construction methods.
With existinq technoloqy, MTI type radars presently use cancellation
filters which involve the use of quartz or mercury delay lines. A
tvnical quartz delay line is represented in Fiqure 1. The lenqth
of the time delay is proportional to the total acoustic nath lenqth,
and hence to the number of times the siqnal is reflected from the
facets or sides in the fuzed quartz block of the delay line.
A typical delay line itself weiqhs ten to fifteen pounds, and
the actual packaqe is twelve to eiqhteen inches in diameter and
about one and one half inches thick. The cost of such a delay line
ranqes from several hundred to several thousand dollars. Thus if
it were nossible to oerform the function of the delav line on
inteqrated circuit chips, size, weiqht, and cost reduction could all
be achieved, with the additional benefits of qreater efficiency and
much improved reliability. These chins could then be incorporated
into an MTI radar, thereby achievinn the desired qoals of reduced
size, weiqht and cost.
The use of MTI radar systems is imoortant for discerninq movinq
tarqets in the presence of fixed tarqets whose undesired radar returns


















Fig. 1. Quartz delay line
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is based on the fact that movinq tarnets create a donnler frequency
shift which is proportional to the radial component of velocity at
which the tarqet moves. Stronq fixed tarqet returns may camouflaqe
weaker movinq tarqet returns, and therefore a cancellation filter
which re.iects these fixed echoes is necessarv.
Present use of quartz or mercury delay lines in the cancellation
filters of MTI systems qives movinq tarqet ranqe information which
is continuous. Thus, if any part of the filter is inonerable, the
entire system ceases to function. If the ranqe information were
obtained from the composite outnut of a number of parallel ranne
channels, one for each ranqe, then even if one of the channels was
inonerable, the majority of the information would still be available
Fiqure 2 indicates one of the necessarv ranqe channels of such a
system. In addition to increasinq the overall reliability of the
system, the narrow range intervals allow for narrow band filterinn
without destroying any important ranqe information. Tirnina circuits
allow the bi -polar video input to be samnled in turn for successive
ranqe channels and then to be reconstructed at the output of the
ranqe channels.
The cancellation filter is discussed in the followinq chanters
of this thesis, and the rest of the ranqe channel is discussed in


























































II. DESIGNING A CIRCUIT
In a naper by Warren D. White [Ref. 2], a transfer function,
H(z), which qives the desired maximally flat nassband and rejection
of harmonics of the nulse reoetition frequency is sunqested. He
indicates that the transfer function,
,3
H(z) = (z-l)7"
(z-.04)(z -.88z + .61)










z - .83z + .61
.i wT
In the above equations, z = e' " , where T is the reciprocal of the
Dulse repetition frequency. In block diaqram form equations (1),
(2), and (3) may be reduced to
out
In his book, Merrill I. Skolnik [Ref. 3] elaborates uoon this
block diaaram, as seen in Figure 3 below
The derivations or" the transfer functions from Skolnik 's block
diaqram are shown in Appendix A.
By simulating these block diaqrams on the dinital comnuter,
frequency responses for the first staqe, second staqe, and complete


















system and corresoonding frequency responses are shown in Annendix B.
The response of stage one closely duplicates mat of the nositive
portion of a sine wave which is shown in dashed lines on the first
staoe resoonse. The effect of the small feedback factor is to bulqe
the frequency response somewhat. Once a workinq model of the filter
is built, these responses will provide a basis for determining if
the rilter actually satisfies the requirements of the system.
The theoretical characteristics of this filter can be comnared
with those of simple RC differentiating filters of one, two and
three stages and two cases of an integrator-summer circuit presented
by Mitchell [Ref. 4]. The comnarison shown in Figures 4a and 4b
indicates that the cancellation filter gives the best combination of
clutter rejection at zero frequency and maximum qain in the nassband.
In order to synthesize such a filter, at least two decisions must
be made. The first is to decide how to accomplish the required
additions, and the second, and more comnlicated is to decide how to
achieve the desired delay. For the A'l/UPS-1 , the pulse repetition
frequency is 800 cycles oer second, and the required delay is
therefore 1 .25 msec.
The problem of addition is easily solved by a form of collector
summation. By havinq the voltaqes to be summed at the ccl'ectors of
two separate transistors, addition may be obtained by applvinq these
voltages to the too and bottom of a vo'U=qe divider. The center tan
output will then be proportional to the sum of the two inputs. If





































a. MITCHELL FILTER, C=,









sum of the inputs, as seen in Figure 5 below. An amolifier staae
may then be used to recover the voltage lost in the addition
process.
One method of accomolishing the 1.25 msec delay is by the use
of an artificial transmission line. However, delays of this maqnitude
would require either the use of a tremendous number of staqes or the
use of fewer staqes containing unreasonable values of inductance. In
addition, integrated circuit desiqn favors the use of caDacitors
and resistors rather than inductors. Thus, the use of an artificial
transmission line is impractical.
Another Dossibility, which proves to be feasible, involves the
use of a sampling circuit and a series of switches each followed by
a storaqe capacitor in which the siqnal comoonent is stored for the
required lenqth of time, which in this case is 1.25 msec. The
samolinq circuit and the switches can be triqgered by oulses separated
in time by 1.25 msec. The value of the storaqe caoacitor should be
made small enough to give a fast charqinq time constant. It must,
however, be larqe enouqh so that the input voltaqe level is main-
tained for the entire 1.25 msec with a minimum of drooD due to
discharqe by leakage.
If the samnler and switches are gated on by the same set of
triqqer nulses, they will all be on simul taneousl v. Therefore, a
fraction of the same sample voltage, depending uoon the ratio of the














If, however, the switch followinq the sampling circuit is aated
on by a nulse between basic ranqe nulses occurring every 1.25 msec,
then the delay can be achieved as indicated in Figure 6. This first
switch can be trigqered during the period when the samnler and second
switch are gated off. For examDle, if the trigger Dulses for the
sampling circuit and the second switch are 100 ysec in duration, then
these elements are gated off for 1.15 msec. If the first switch is
triggered at any point within this interval, then a canacitive ratio
of the original samDle value voltaae will appear at the storaqe
element of this switch. When the original trigger nulse gates on
the sampling circuit and the second switch again, a new samnle value
annears at the storage element of the samnlinq circuit and a fraction
of the original samDle voltage aooears at the storage element of the
second switch. Amplification stages are necessary to recover the
voltaqe lost when the sampler and the switches are qated on. The
amDlified outout at the storaqe element of the second switch is now
delayed 1.25 msec from the sample voltaqe at the output of the
samolinq circuit. These sample voltaqes may now be added with oddo-
site polarity in order to achieve the delay cancellation required in
the block diaqram of Figure 3.
The delayed trigger pulses mentioned above may be easily obtained
by triggering a monostable multivibrator with the trailinq edqe of
the triqaer nulse used both on the samnlinq circuit and the second
switch. By differentiating the positive trigger pulse, two snikes
are obtained. The Dositive spike may be eliminated by the use of a
diode in narallel with the resistor in the differentiate circuit
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as shown in Fiqure 7. This negative sm'ke is delayed by the width of
the triqqerinq Dulse, and when it is annlied to the monostable multi-
vibrator it yields a positive delayed pulse at the collector of one
transistor and a negative delayed pulse at the collector of the other,
The width of these pulses is determined by the time constant built
into the multivibrator.
The respective feedback factors may be obtained by attenuation
of the output of the proper delay circuitry in accordance with Figure
3. These voltages may be added to the input of the delay circuitry
by the method shown in Figure 5. Feedback oscillation is not an
imoortant consideration here since the feedback factors are less
than unity.
If the samnler and switch circuits are chosen nronerly, this form
of delay line will lend itself well to integrated circuit conversion.
If, for examnle, an electromechanical chooner were to be used for
either the samnler or the switch, this adaptability would be lost.
While the electromechanical chonner is an ideal switch in that it
is characterized by extremely high off impedance in the order of
thousands of megohms and a \/ery low on imnedance of milliohms, it
is relatively slow and bulky and would not convert readily to inte-
qrated circuit design.
The simplest type of samnler or switch is the solid-state-
diode bridge. The diode bridge is extremely economical and is
faster than the electromechanical types. Diode bridges are best
suited for signals in excess of 100 mV, and since the innut to this





























Fig. 7. Differentiating circuit with input and output
22
ideally suited for this application. Althouqh not as qood in this
respect as is the electromechanical chopper, the diode bridqe also
has an extremely hiqh off impedance and a low ot imoedance.
Since the diode bridge fulfills the requirements imposed unon
it by the circuit, and since it also converts easily onto an inte-
grated circuit chip, its choice is ideal for employment in the build-
ing of the proposed delay line.
23
III. BUILDING THE CIRCUIT
Since the expected input from the buffer amplifier in Figure 2
will vary in range from one half to one volt peak superimposed on a
neqative d-c value, a reasonable test input signal would be a sinu-
soid superimposed upon a neqative d-c level. Usina this test voltage,
it is now possible to start building the circuit.
Before any evaluation of the delay line discussed in Chanter II
is nossible, it is necessary to build a monostable multivibrator to
give the delayed pulses necessary for triggering the first diode
switch. Many authors discuss multivibrator circuits and their appli-
cation. Oppenheimer [Ref. 5] describes a monostable multivibrator
which is exactly what is needed in this case. The multivibrator
is triggered by a negative spike and gives positive and negative
pulses at the collectors of the two transistors. The pulses are not
perfectly square because by using values of capacitance and resis-
tance such that the RC time constant forces one oulse to be square,
it also causes deterioration of the other pulse. Since perfectly
sguare pulses are not necessary, a compromise may be reached where-
by both pulses are relatively square with a minimum of saa. The
circuit diagram for the monostable multivibrator is shown in Figure
8.
With a pulse generator supplying positive and negative pulses and
the multivibrator supplying positive and negative delayed pulses, the
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is comDOsed of the input signal plus a fraction of the delayed
output signal, a partial summation circuit can be used as an input
to the delay stage until the feedback fraction is generated.
Because the input will be between one half and one volt peak,
the gain on the test signal oscillator may be set randomly within
this range. This sinusoid may then be amDlified to anoroximatel y two
volts peak to qive a workable signal to the rest of the circuit.
The collector output can be applied to the top of a voltage divider
with the bottom grounded and the output taken off the center tao.
The required fraction of output voltage can be added to the bottom of
the voltage divider once the voltage fraction has been generated.
This center-tao output can now be applied to the diode-bridge sampling
gate. This circuit is shown in Figure 9.
The signal applied to the diode samoling gate must have a d-c
return tied to ground so that the samnled signal is passed undtstorted.
Switching diodes are used to obtain raoid opening of the diode
bridge. The diode samoling gate itself is comnlete once the trigqer
pulses are applied to it. The circuitry of a typical diode bridge
is shown in Figure 10, and is the same for all diode bridges in the
system, although there are some differences in pulses apnlied to them.
The signal sample obtained through the diode bridge is stored on a
capacitor and is then transferred through the delay bridge to a
second storage capacitor. At this noint it becomes necessary to
incorporate isolation circuits. Within each delay line the samoling


























Fig. 10. Typical diode bridge
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pulses. During the on time all four points in the delay bridqe are
connected toqether through low-imoedance diodes. If no isolation were
provided the inout half of the sampling bridqe would be counled to
the output half of the second diode switch, and its outnut would not
be a delayed replica of the inout, but rather the input itself.
To prevent shorting of input to outnut, oulse isolation circuits
are incorporated between successive diode bridaes usinq the same
trigger Dulses. Since the block diagram calls for three delay lines,
there will be six bridges gated by trigger pulses and three bridges
gated by the delayed trigger pulses. The pulses triggering each of
the six undelayed diode bridges will have to be isolated from each
other as will the delayed pulses triggering the three delay bridges.
The isolation circuits used are the simple transistor configurations
shown in Figure 11 and Figure 12.
The output of the third diode bridge is a reolica of the output
of the first diode bridge but delayed in time by 1.25 msec. This
final output is now attenuated to give the proper feedback fraction
and added to the inout of the delay line by addinq it to the bottom
of the voltaqe divider in Figure 9.
This portion of the complete circuit can be tested by itself.
The response should remain essentially constant throuqhout the fre-
quency range with only a slight dip at mid-frequencies. By the
comparison shown in Figure 13, it is seen that at frequencies in the
vicinity of 400 cycles per second, the response drons below the
theoretical. At low frequencies or as the frequency aooroaches the

























































































of the sine wave and the capacitor is forced to accent only small
chanqes in voltage between each samDle. Near 400 cycles per second
there are two samples during es/ery cycle of the input sine wave.
Therefore, at the storage capacitor, the voltaqe may have to change
between the maximum positive excursion and the maximum neqative
excursion of the input sinusoid, depending upon the phase relation-
ship. If the samples are occurring at 90 and at 270 on the sine
function, then the maximum change takes place. If the samples occur
at and 180 on the sine function then the output is zero. Thus,
the storage capacitor sometimes has to change between the positive
and negative average values of the sine wave, but when sampling occurs
at 0° and 180 , the samples are all zero no matter how larqe the sine
wave. It is possible to force the capacitor to accept the large mid-
frequency voltage excursions that may occur by increasing the current
drive through the diode bridge during the on period. One method of
doing this is to place Darlinoton pairs before each diode bridqe.
Thus when each bridge is gated on, the current drive throunh the
gate and to the storage element is much greater than before. This
enables the storage element to accept all voltage changes whether
they are small as at low frequencies or frequencies near the pulse
repetition frequency or high as will be the case near 400 cvcles oer
second. Figure 14 shows the Darlington pair configuration which
precedes each diode bridge in the circuit.
2
The current gain for a Darlington pair is 3 , and the large






















storage capacitor durinq the gated on period since only a small
portion of it is bled off through the resistors to qround. With the
Darlington pairs, the frequency response is much improved over that
obtained without them.
With the proper amplification to regain any voltage lost throuah
the delay line and to invert the signal, delay cancellation may be
achieved by the method shown in Figure 5. For an input sine wave at
a frequency of 80 cycles per second, there will be ten samples on
every cycle. The wave forms for the nositive input signal, neaative
delayed signal and the sum of the two signals for the qiven condi-
tions are shown in Fiqure 15. The output of the summation orocess
is extremely small due nartially to the fact that the cancellation
results in a small signal and secondly that the method of addition
yields only one half of the sum. This loss of amplitude necessitates
the use of an additional amplifier stage to give an output larae
enough to drive the rest of the filter. The collector output of this
amplifier stage is the value V, shown in Figure 3. The complete cir-
cuit diagram is shown in Figures 16a and 16b. The monostable multi-
vibrator and all the pulse isolation circuits are omitted since they
have already been shown, and would only confuse the dianram.
The second stage of the filter is simply a reproduction of the
first stage with slight variations. In the first stage the feedback
fraction is generated from the output of the delay line. In the
second stage there are two delays, but only the final one generates
the feedback voltages. It is therefore necessary to have two
33
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amplifier staqes each fed by the output of the final delay line in
order to obtain the proper values of voltage to be added with the
respective delay-line inputs.
As in staqe one, the second stage requires that each triqqer
pulse be isolated from the preceedinq one, Darlington pairs be used
to increase the current drive to the storage elements, and amDlifiers
be used to regain voltage lost in the various addition staqes. A
circuit diaqram for staqe two is shown in Fiqures 17a throunh 17d.
Polaroid pictures of the sinusoid input to the circuit and the
outnut at various frequencies are shown in ADoendix C. The like-
ness between the first and second halves of the resnonse over the
frequency ranqe of interest can be seen by comoarinq zero and 800
cycles per second, 100 and 700 cycles per second, 200 and 600 cycles
per second, and 300 and 500 cycles per second. This resnonse then






















































IV. COMPARISON WITH THEORETICAL
In order to evaluate the effectiveness of the filter, the desiqn
and construction of which was described in Chapters II and III, it
is necessary to compare its frequency resoonse with the theoretical
responses shown in Appendix B.
Trying to read voltage values from the oscilloscope is inaccu-
rate and not suitable for taking the required frequency resoonse. A
vacuum-tube voltmeter (VTVM) is much more reliable. By takinq the
ratio of output to input at various frequencies between zero and 800
cycles per second and normal izinq the results, a graph of relative
response versus frequency can be plotted. The experimental data for
stage one, stage two and for the entire circuit is shown in Tables I,
II and III respectively, and the plots corresponding to this data
are shown in Figures 18, 19 and 20.
The most noticeable discrepancy between the theoretical and
the designed filter is the droop at mid-frequencies. Theory shows
that the relative response for the filter at 400 cycles per second
should be about .99. The cancellation filter falls to sliqhtly less
than .7 at this frequency. The fault can be traced in part to the
second-staqe frequency response, which falls .21 below the theoret-
ical value. This points out that the problem of the larqe voltaqe
change across the storage capacitor at mid-frequencies is not com-
pletely solved by the Darlington pairs. Since the phase relation-
ship between the input test sine wave and samplinq times is not
42
TABLE I
Frequency Response For Cancel 1 at-ion filter
First Staqe
Relative Relative
f(Hz) Response f(Hz) Response
20 0.236 30 0.346
40 0.441 50 0.536
60 0.598 70 0.634
80 0.712 90 0.726
100 0.742 110 0.788
120 0.820 130 0.834
140 0.849 150 0.849
160 0.867 170 0.880
180 0.913 190 0.943
200 0.914 210 0.879
220 0.879 230 0.879
240 0.879 250 0.879
260 0.879 270 0.879
280 0.849 290 0.865
300 0.895 310 0.926
320 0.926 330 0.926
340 0.895 350 0.913
360 0.910 370 0.956
380 0.972 390 1.000
400 1.000 410 0.972
420 0.972 430 0.972
440 0.956 450 0.926
460 0.926 470 0.926
480 0.913 490 0.913
500 0.913 510 0.895
520 0.879 530 0.849
540 0.836 550 0.849
560 0.849 570 0.879
580 0.879 590 0.849
600 0.849 610 0.836
620 0.836 630 0.849
640 0.849 650 0.821
660 0.821 670 0.775
680 0.728 690 0.728
700 0.728 710 0.685
720 0.652 730 0.608
740 0.563 750 0.517
760 0.5H? 770 . '" 2 5











































Frequency Response For Cancellation Filter
Second Stage
Relative Relative
f(Hz) Response f(Hz) Response
20 0.075 30 0.099
40 0.181 50 0.343
60 0.532 70 0.598
80 0.728 90 0.856
100 0.934 110 0.949
120 0.974 130 0.988
140 1.000 150 1.000
160 0.961 170 0.961
180 0.921 190 0.883
200 0.856 210 0.844
220 0.823 230 0.833
240 0.817 250 0.794
260 0.728 270 0.676
280 0.676 290 0.650
300 0.676 310 0.756
320 0.804 330 0.833
340 0.856 350 0.833
360 0.779 370 0.702
380 0.598 390 0.441
400 0.334 410 0.343
420 0.330 430 0.317
440 0.364 450 0.441
460 0.546 470 0.636
480 0.689 490 0.715
500 0.756 510 0.754
520 0.728 530 0.650
540 0.636 550 0.623
560 0.634 570 0.648
580 0.687 590 0.728
600 0.756 610 0.806
620 0.834 630 0.854
640 0.898 650 0.965
660 0.989 670 0.935
680 0.898 690 0.872
700 0.834 710 0.700
720 0.634 730 0.581
740 0.541 750 0.489
760 0.409 770 0.330

























Frequency Response For Cancellation Filter
Entire Circuit
Relative Relative
f(Hz) Response f(Hz) Response
20 0.037 30 0.061
40 0.120 50 0.234
60 0.524 70 0.650
80 0.702 90 0.748
100 0.794 no 0.804
120 0.818 130 0.852
140 0.876 150 0.899
160 0.934 170 0.968
180 0.978 190 1.000
200 1.000 210 0.968
220 0.968 230 0.956
240 0.934 250 0.912
260 0.903 270 0.893
280 0.912 290 0.868
300 0.822 310 0.776
320 0.787 330 0.799
340 0.754 350 0.754
360 0.776 370 0.776
380 0.695 390 0.695
400 0.685 410 0.685
420 0.685 430 0.695
440 0,708 450 0.776
460 0.788 470 0.776
480 0.764 490 0.764
500 0.822 510 0.822
520 0.869 530 0.857
540 0.934 550 0.924
560 0.947 570 0.947
580 0.957 590 0.968
600 0.982 610 0.982
620 0.957 630 0.947
640 0.926 650 0.912
660 0.888 670 0.864
680 0.844 690 0.822
700 0.799 710 0.776
720 0.731 730 0.683
740 0.641 750 0.524
760 0.251 770 0.136



















always optimum near 400 cycles, the output would be expected to fall
off somewhat. For this reason, the values re< rded in the vicinity
of 400 cycles oer second fall off. By referring to Fiqure 19 and
Fiqure 20 it is seen that for frequencies between 340 cycles ner
second and 510 cycles per second on the second-stage resnonse, and
for frequencies betwen 380 cycles Der second and 440 cvcles ner second
on the final response, the data channes radically from the established
trends indicated by dashed lines on the resnective resnonses.
The peaks of the oassband for the cancellation filter occur
40 cycles per second closer to mid-frequency than calculations would
indicate. This shift is not overly harmful since the filter response
retains high passband characteristics over apnroximately the same
range as the theoretical model.
Half-power points are another area for comparison. The model
has half-power ooints at 105 cycles per second and 695 cvcles per
second, while in the cancellation filter they occur at 60 cycles per
second and 750 cycles per second. The wider oassband, however, does
not destrov the rejection bands at zero and multiples of the nulse
repetition frequency. Althouqh not quite as nood as the calculated
values, the amount of clutter rejection given by the filter is still
substantial
.
Since the filter was built on vector board and never reduced to
a prototype, some of the discrepancies between the theoretical and
actual frequency responses may be due to poor connections associated
with unsoldered joints and to the stray canacitances associated with
the long wires.
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A qreater part of the discrepancy is probably due to inaccuracy
in the voltages being added in the summing circuits, esDecially those
circuits that perform the cancellation. In these circuits the delayed
voltage must be an exact negative reolica of the undelayed voltaae
in order for exact cancellation to take place as in Figure 15. If
this is not the case, then the output voltage will be distorted and
will have a significant effect on the performance of the rest of the
circuit.
Whether these voltages are exact negative replicas of one another
depends largely on the storage capacitors in the delay line. These
storage elements are not high-precision capacitors and are marked
as being accurate to only ±10% of their rated value. Thus althouqh the
discharging time constant may calculate to be exactly the same for
all the storaqe elements in the delay line, they may be guite differ-
ent and give more voltage drooo due to discharge on some capacitors
than on others. The amount of droop associated with each storage
element is critical in establishing exact cancellation at the output
of the delay line.
The problem of droop on the storage caoacitor may be solved in
any future attempts at bettering this circuit design by substituting
metal -oxide-semiconductor field effect transistors (MOSFET) for the
diode bridges. Although the diode bridges have low on impedance,
the MOSFET has even lower on_ imoedance and is therefore better suited
for this application.
In addition to simplifying the circuit and reducing the area
required for integrated circuit conversion, the MOSFETs will allow
50
a smaller storage caoacitor to be used without Dermittinq anv droop
in the voltage sample to take place. The smaller caDacitor counled
with the Darlington pairs will further imorove the frequency re-
sponse near 400 cycles per second. For further information and
explanation of MOSFETs see the paper by Burd and Sear [Ref. 6].
Since this filter was designed to be used in conjunction with
the range channel built by E. L. Washam, a final evaluation of it
may be made by actually inserting it into Washam's range channel.
With a sinusoid test voltage as the input to the entire ranqe
channel, the system functions as would be exoected. Any innut
freguency which lies within the passband of the cancellation filter
appears at the output of the range channel as a voltage oulse indi-
catinq the presence of a target within the range of this channel.
Freguencies near zero or near multiples of the pulse reoetition
frequency corresponding to fixed target clutter are rejected by
the filter, and no output appears.
Time limitations prevented incorDoration of the combined range
channel into a transmitting MTI radar, but since the system resnonded
as exoected to the input test sine wave, it should also perform
as reguired in the radar.
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V. CONCLUSION
This thesis was motivated by the possibility of buildinq a
cancellation filter which could be fabricated on integrated circuit
chips and which would be suitable for use in a range channel of an
MTI radar. It has been shown that this filter provides the relatively
flat passband which is desired and the necessary rejection at zero
frequency and at integer multiples of the pulse repetition frequency.
The use of enough range channels to cover the entire distance
corresponding to the maximum range for MTI ooeration is necessary to
complete the range-gated filter. The maximum ranqe for most radars
and in particular MTI type radars is less than the range corresponding
to the reciprocal of the pulse repetition frequency. Each one of
these range channels requires a cancellation filter with the above
characteristics. If, for examnle, each range channel covered 2 ysec,
then 480 cancellation filters would be necessary to cover a maximum
range of 80 nautical miles. Beyond this range fixed clutter is
seldom a problem, and normal video could be used.
Since the above filter was designed with integrated circuitry in
mind, the amount of space required by this number of integrated
circuit chips would still be many times less than that taken by the
three quartz delay lines required to obtain the same frequency re-
sponse. The cost of the integrated circuit chins should be much less
than the quartz delay lines with the added benefits of reduced weight
and improved reliability.
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The quartz delay line bv itself is highly reliable, but since
there is a larqe amount of attenuation associated with it, much airmli-
fication is necessary. These amplifier stages are subject to failure,
and a breakdown anywhere in the system renders it inoDerable. On the
other hand, if one range channel breaks down the rest of the system
is still functional, sacrificing less than one percent of its effi-
ciency.
It has been demonstrated that circuits of a tyne that could be
manufactured in integrated circuit form can be used to oerform the
functions of the quartz delay lines. But before such integrated
circuits are made, it would be beneficial to do further research and
develooment on the above circuit desian, especially with respect
to the possibility of including MOSFETs in the gatina circuits.
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APPENDIX B
rheoretical Frequency Resp onse
First Staoe
Relative Relative
f(Hz) Response f(Hz) Response
0.0000000 10 0.0425256
20 0.0849518 30 0.1271795
40 0.1691114 50 0.2106526
60 0.2517107 70 0.2921970
80 0.3320270 90 0.3711200
100 0.4094014 110 0.4468004
120 0.4832523 130 0.5186981
140 0.5530837 150 0.5863612
160 0.6184873 170 0.6494247
180 0.6791411 190 0.7076078
200 0.7348021 210 0.7607039
220 0.7852981 230 0.8085717
240 0.8305172 250 0.8511263
260 0.8703953 270 0.8883229
280 0.9049072 290 0.9201485
300 0.9340509 310 0.9466147
320 0.9578441 330 0.9677420
340 0.9763118 350 0.9835566
360 0.9894792 370 0.9940842
380 0.9973711 390 0.9993419
400 1.0000000 410 0.9993424
420 0.9973722 430 0.9940842
440 0.9894792 450 0.9835570
460 0.9763123 470 0.9677420
480 0.9578441 490 0.9466152
500 0.9340513 510 0.9201490
520 0.9049077 530 0.8883225
540 0.8703963 550 0.8511267
560 0.8305172 570 0.8085732
580 0.7852991 590 0.7607049
600 0.7348036 610 0.7076088
620 0.6791421 630 0.6494262
640 0.6184883 650 0.5863618
660 0.5530862 670 0.5187008
680 0.4832551 690 0.4468027
700 0.4094037 710 0.3711225
720 0.3320293 730 0.2921995
740 0.2517126 750 0.2106544
760 0.1691132 770 0.1271814







f(Hz) Response f(Hz) Response
0.0000000 10 0.0029414
20 0.0119607 30 0.0276686
40 0.0511789 50 0.0842739
60 0.1296670 70 0.1913801
80 0.2751374 90 0.3882190
100 0.5366718 no 0.7147053
120 0.8853958 130 0.9877344
140 1.0000000 150 0.9572210
160 0.8981277 170 0.8414753
180 0.7928165 190 0.7525221
200 0.7194594 210 0.6922872
220 0.6698248 230 0.6511243
240 0.6354460 250 0.6222181
260 0.6109980 270 0.6014395
280 0.5932732 290 0.5862855
300 0.5803069 310 0.5752021
320 0.5708631 330 0.5672023
340 0.5641497 350 0.5616500
360 0.5596595 370 0.5581445
380 0.5570791 390 0.5564468
400 0.5562374 410 0.5564468
420 0.5570795 430 0.5581441
440 0.5596595 450 0.5616500
460 0.5641497 470 0.5672016
480 0.5708631 490 0.5752021
500 0.5803069 510 0.5862852
520 0.5932726 530 0.6014392
540 0.6109970 550 ^.6222178
560 0.6354456 570 0.6511230
580 0.6698238 590 0.6922868
600 0.7194588 610 0.7525214
620 0.7928132 630 0.8414713
640 0.8981237 650 0.9572154
660 0.9999996 670 0.9877393
680 0.8854070 690 0.7147165
700 0.5366823 710 0.3882269
720 0.2751434 730 0.1913839
740 0.1296697 750 0.0842754
760 0.0511802 770 0.0276697








f(Hz) Response f(Hz) Response
0.0000000 10 0.0002229
20 0.0018103 30 0.0062694
40 0.0154201 50 0.0316288
60 0.0581505 70 0.0996311
80 0.1627592 90 0.2566928
100 0.3914536 no 0.5689355
120 0.7623140 130 0.9128035
140 0.9854018 150 1.0000000
160 0.9896723 170 0.9736271
180 0.9593018 190 0.9487120
200 0.9418879 21Q 0.9382629
220 0.9371698 230 0.9380047
240 0.9402640 250 0.9435375
260 0.9474993 270 0.9518870
280 0.9564918 290 0.9611466
300 0.9657190 310 0.9700994
320 0.9742026 330 0.9779578
340 0.9813085 350 0.9842096
360 0.9866270 370 0.9885355
380 0.9099113 390 0.9907413
400 0.9910206 410 0.9907418
420 0.9899127 430 0.9885349
440 0.9866270 450 0.9842102
460 0.9813088 470 0.9779567
480 0.9742026 490 0.9701000
500 0.9657196 510 0.9611466
520 0.0564915 530 0.9518860
540 0.9474987 550 0.9435375
560 0.9402633 570 0.9380044
580 0.9371698 590 0.9382635
600 0.9418887 610 0.9487126
620 0.9592991 630 0.9736246
640 0.9896696 650 0.9999951
660 0.9854058 670 0.9128130
680 0.7623280 690 0.5689474
700 0.3914637 710 0.2566998
720 0.1627639 730 0.0996339
740 0.0581522 750 0.0316296
760 0.0154206 770 0.0062697
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Output at 200 Cns
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Output at 600 Cps
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